

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-051337

(43)Date of publication of application : 18.02.1997

(51)Int.Cl.

H04L 12/28

H04L 1/00

H04Q 3/00

(21)Application number : 07-203560

(71)Applicant : NIPPON TELEGR & TELEPH CORP
<NTT>

(22)Date of filing : 09.08.1995


(72)Inventor : MOTOYAMA YASUSHI
AIKAWA SATOSHI
OTA ATSUSHI
UMEHIRA MASAHIRO

(54) ERROR CORRECTION METHOD

(57)Abstract:

PROBLEM TO BE SOLVED: To lower the cell disposal ratio without lowering the line efficiency in the error correction method of an ATM cell.

SOLUTION: The method for separating the ATM cell header of the ATM cell from an information bit, for individually adding redundant bits to them and for individually correcting errors is provided. At that time, the rate of the redundant bit against the ATM cell header is made larger than the rate of the redundant bit against the information bit. Thus, error correction capacity with respect to the ATM cell header is relatively improved and the cell disposal ratio is reduced.



LEGAL STATUS

[Date of request for examination] 18.11.1999

[Date of sending the examiner's decision of rejection] 03.09.2002

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3394636

[Date of registration] 31.01.2003

[Number of appeal against examiner's decision] 2002-19298